

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	355	design\$4 same ((id\$1 or identif\$4) same work\$1 same procedur\$2)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:02
L2	5030	"2" and (retriev\$4 same design\$4 same file\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:00
L3	23	1 and (retriev\$4 same design\$4 same file\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:00
L4	3	3 and compar\$4 and (figur\$4 same element\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:01
L5	10	("5806069", "6223092", "6557002", "6725184", "6882893").pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:23
L6	0	1 and 5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:02
L7	0	5 and (design\$4 same ((id\$1 or identif\$4) same work\$1 same procedur\$2))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:02
L8	1	design\$4 same (id\$1 (identif\$4)) same portion\$4 same file\$1 same figur\$4 same element\$1 same generat\$4 same procedure\$1	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/05 13:24



[Subscribe](#) (Full Service) [Register](#) (Limited Service, Free) [Login](#)

Search: ☒ The ACM Digital Library ☐ The Guide

design\$4 same (id\$1 (identif\$4)) same portion\$4 same file\$1



[Feedback](#) [Report a problem](#) [Satisf](#)

#### Terms used

**design\$4 same id\$1 identif\$4 same portion\$4 same file\$1 same figur\$4 same element\$1 same generat\$4 s:**

Sort results by

Display results

[Save results to a Binder](#)

[Search Tips](#)

☐ [Open results in a new window](#)

Try an [Advanced Search](#)

Try this search in [The /](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

### 1 [A Hierarchical Test Scheme for System-On-Chip Designs](#)

J. Li, H. Huang, J. Chen, C. Su, C. Wu, C. Cheng, S. Chen, C. Hwang, H. Lin

March 2002 **Proceedings of the conference on Design, automation and test in Europe**

**Publisher:** IEEE Computer Society

Full text available:

[pdf\(106.56 KB\)](#)

[Publisher Site](#)

Additional Information: [full citation](#), [abstract](#)

System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating multiple sources is essential in SOC design, and different design-for-testability methodologies are testing different cores. Another issue is test integration. The purpose of this paper is to present a scheme for SOC with heterogeneous core test and test access methods. A hierarchical test manager is proposed to generate the control signals for the ...

### 2 [Broadcast protocols to support efficient retrieval from databases by mobile users](#)

Anindya Datta, Debra E. VanderMeer, Aslihan Celik, Vijay Kumar

March 1999 **ACM Transactions on Database Systems (TODS)**, Volume 24 Issue 1

**Publisher:** ACM Press

Full text available:

[pdf\(638.48 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

Mobile computing has the potential for managing information globally. Data management issues in mobile computing have received some attention in recent times, and the design of adaptive broadcast protocols has posed as an important problem. Such protocols are employed by database servers to decide on broadcasts dynamically, in response to client mobility and demand patterns. In this paper we present protocols and also propose efficient retrieval schemes ...

**Keywords:** adaptive broadcast protocols, client-server computing, energy conservation, mobile

### 3 [VLSI cell placement techniques](#)

K. Shahookar, P. Mazumder

June 1991 **ACM Computing Surveys (CSUR)**, Volume 23 Issue 2

**Publisher:** ACM Press

Full text available:

[pdf\(5.28 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

VLSI cell placement problem is known to be NP complete. A wide repertoire of heuristic algorithm literature for efficiently arranging the logic cells on a VLSI chip. The objective of this paper is to


comprehensive survey of the various cell placement techniques, with emphasis on standard cell placement. Five major algorithms for placement are discussed: simulated annealing, force-directed placement, placement by numerical optimization, a ...

**Keywords:** VLSI, floor planning, force-directed placement, gate array, genetic algorithm, integrated layout, min-cut, physical design, placement, simulated annealing, standard cell

#### 4 Frame-sliced partitioned parallel signature files

 Fabio Grandi, Paolo Tiberio, Pavel Zezula  
June 1992 **Proceedings of the 15th annual international ACM SIGIR conference on Research and development in information retrieval**


**Publisher:** ACM Press

Full text available:  pdf(1.14 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

The retrieval capabilities of the signature file access method have become very attractive for many applications dealing with both formatted and unformatted data. However, performance is still a problem when large files are used and fast response required. In this paper, a high performance signature file is proposed, integrating the latest developments both in storage structure and parallel computation. The file combines horizontal and vertical access methods.

#### 5 Latency and latch count minimization in wave steered circuits

 Amit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska  
June 2001 **Proceedings of the 38th conference on Design automation**


**Publisher:** ACM Press

Full text available:  pdf(151.69 KB)


Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

Wave Steering is a new design methodology that realizes high throughput circuits by embedding synthesized structures in silicon. Wave Steered circuits inherently utilize latches in order to guarantee signal arrival times at the inputs of these synthesized structures and maintain the high throughput. In this paper, we show a method of reordering signals to achieve minimum circuit latency for Wave Steered circuits and propose an Integer Linear Program to solve the problem.

#### 6 Computer-assisted microanalysis of parallel programs

 Timothy J. Hickey, Jacques Cohen, Hirofumi Hotta, Thierry Petitjean  
January 1992 **ACM Transactions on Programming Languages and Systems (TOPLAS)**, Volume 14, Number 1

**Publisher:** ACM Press

Full text available:  pdf(3.02 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper consists of two parts: the first provides the theoretical foundations for analyzing parallel programs and illustrates how the theory can be applied to estimate the execution time of a class of parallel programs executed on a MIMD computer. The second part describes a program analysis system, based on a model, which allows a user to interactively analyze the results of executing (or simulating) the execution of parallel programs. Several examples illustrate the use of the system.

**Keywords:** event graph, execution graph, execution trace, microanalysis, speed up

#### 7 Traffic characterization and SPAM: Measurement based characterization and provisioning

 Satish Raghunath, K. K. Ramakrishnan, Shivkumar Kalyanaraman, Chris Chase  
October 2004 **Proceedings of the 4th ACM SIGCOMM conference on Internet measurement**

**Publisher:** ACM Press

Full text available:  pdf(533.08 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Virtual Private Networks provide secure and reliable communication between customer sites. With the increasing number and size of VPNs, providers need efficient provisioning techniques that adapt to customer requirements.

leveraging a good understanding of VPN properties.

In this paper we analyze two important properties of VPNs that impact provisioning - (a) structural endpoint (CE) interactions and (b) temporal characteristics of CE-CE traffic. We deduce these properties from computer simulations.

**Keywords:** VPN, matrix estimation, provisioning, traffic, traffic engineering

8 Architecture analysis and automation: An FPGA architecture with enhanced datapath functions



Katarzyna Leijten-Nowak, Jef L. van Meerbergen

February 2003 **Proceedings of the 2003 ACM/SIGDA eleventh international symposium on FPGAs and programmable gate arrays**

**Publisher:** ACM Press

Full text available: pdf(188.86 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Although FPGAs are a cost-efficient alternative for both ASICs and general purpose processors, designs which are more than an order of magnitude more costly and slower than their equivalent dedicated logic. This efficiency gap makes FPGAs less suitable for high-volume cost-sensitive applications (e.g., embedded systems). We show that the intrinsic cost of traditional general-purpose FPGAs can be reduced by designing to target an application domain or a specific application.

**Keywords:** DSP, FPGAs, adder inverting property, application-domain tuning, logic block architecture

9 A pipelined memory architecture for high throughput network processors



Timothy Sherwood, George Varghese, Brad Calder

May 2003 **ACM SIGARCH Computer Architecture News , Proceedings of the 30th annual symposium on Computer architecture ISCA '03**, Volume 31 Issue 2

**Publisher:** ACM Press

Full text available: pdf(213.66 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

Designing ASICs for each new generation of backbone routers is a time intensive and fiscally draining task. In this paper we focus on the design of a programmable architecture for backbone routers, based on a set of wide irregular memory words, that can provide a feasible design alternative to custom ASICs. We present a pipelined memory design that emphasizes worst-case throughput over latency, and co-explore the tradeoffs with the design of several important network algorithms.

10 Enriching the lambda calculus with contexts: toward a theory of incremental program consistency



Shinn-Der Lee, Daniel P. Friedman

June 1996 **ACM SIGPLAN Notices , Proceedings of the first ACM SIGPLAN international conference on Functional programming ICFP '96**, Volume 31 Issue 6

**Publisher:** ACM Press

Full text available: pdf(1.32 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

A context in the  $\lambda$ -calculus is a term with some holes. Hole filling differs from  $\beta$ -reduction in that name capture is intended. This seemingly simple feature transcends static scope and lies at the heart of object-oriented programming. Still, the name capture feature of hole filling is at odds with  $\lambda$ -substitution. In this paper we conservatively extend the  $\lambda$ -calculus to incorporate the new feature without jeopardizing the  $\lambda$ -calculus.

11 Detecting shifts in news stories for paragraph extraction

Fumiyo Fukumoto, Yoshimi Suzuki

August 2002 **Proceedings of the 19th international conference on Computational linguistics**

**Publisher:** Association for Computational Linguistics

Full text available: pdf(238.41 KB)

Additional Information: [full citation](#), [abstract](#), [references](#)

For multi-document summarization where documents are collected over an extended period of time, a document changes over time. This paper focuses on subject shift and presents a method for extracting paragraphs from documents that discuss the same *event*. Our extraction method uses the result which starts from a few sample documents and finds all subsequent documents that discuss the same event. The method was tested on the TDT1 corpus, an ...

## 12 Multiresolution curves

 Adam Finkelstein, David H. Salesin  
July 1994 **Proceedings of the 21st annual conference on Computer graphics and interactive techniques**

**Publisher:** ACM Press

Full text available:  [pdf\(906.94 KB\)](#)  [ps \(908.68 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)


We describe a multiresolution curve representation, based on wavelets, that conveniently supports operations: smoothing a curve; editing the overall form of a curve while preserving its details; and zooming in and out of a curve within any given error tolerance for scan conversion. We present methods to support continuous smoothing as well as direct manipulation of an arbitrary portion of the curve; the control points, and the discrete nature of the underlying hierarchy ...

**Keywords:** curve compression, curve editing, curve fitting, curve smoothing, direct manipulation, wavelets

## 13 Architectural support for reduced register saving/restoring in single-window register files

 Miquel Hugué, Tomás Lang  
February 1991 **ACM Transactions on Computer Systems (TOCS)**, Volume 9 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(2.28 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

The use of registers in a processor reduces the data and instruction memory traffic. Since this is a significant factor in the improvement of the program execution time, recent VLSI processors have a large number of registers which can be used efficiently because of the advances in compiler technology. However, registers have to be saved/restored across function calls, the corresponding register saving and restoring traffic can almost eliminate the overall reduction in memory traffic ...

## 14 Research sessions: security and privacy: Secure XML querying with security views

 Wenfei Fan, Chee-Yong Chan, Minos Garofalakis  
June 2004 **Proceedings of the 2004 ACM SIGMOD international conference on Management of data**


**Publisher:** ACM Press

Full text available:  [pdf\(229.47 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#)

The prevalent use of XML highlights the need for a generic, flexible access-control mechanism that supports efficient and secure query access, without revealing sensitive information unauthorized users. This paper introduces a novel paradigm for specifying XML security constraints and investigates the impact of these constraints during XML query evaluation. Our approach is based on the novel concept of *security views*, which provide for each user group (a) an XML view ...

## 15 Reverse engineering: Recovering software requirements from system-user interaction traces

 Mohammad El-Ramly, Eleni Stroulia, Paul Sorenson  
July 2002 **Proceedings of the 14th international conference on Software engineering and its applications SEKE '02**

**Publisher:** ACM Press

Full text available:  [pdf\(112.21 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

As software systems age, the requirements that motivated their original development get lost. If the original documentation is unavailable or obsolete. Recapturing these requirements is critical for software maintenance ...

activities. In our CelTEST process we adopt a data-mining approach to this problem and attempt patterns of frequent similar episodes in the sequential run-time traces of the legacy user-interface patterns constitute operational models of the application ...

#### 16 Fortran 8X draft



Loren P. Meissner

December 1989 **ACM SIGPLAN Fortran Forum**, Volume 8 Issue 4

**Publisher:** ACM Press

Full text available: [pdf\(21.36 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [index terms](#)

**Standard Programming Language Fortran.** This standard specifies the form and establishes of programs expressed in the Fortran language. It consists of the specification of the language I are specified in this standard. The previous standard, commonly known as "FORTRAN 77", is en within this standard, known as "Fortran 8x". Therefore, any standard-conforming FORTRAN 77 j conforming under this standard. New features can b ...

#### 17 An overview of deterministic functional RAM chip testing



A. J. van de Goor, C. A. Verruijt

March 1990 **ACM Computing Surveys (CSUR)**, Volume 22 Issue 1

**Publisher:** ACM Press

Full text available: [pdf\(2.49 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index](#)

This paper presents an overview of deterministic functional RAM chip testing. Instead of the tra approach toward developing memory test algorithms, a hierarchy of functional faults and tests i is shown to cover all likely functional memory faults. This is done by presenting a novel way of faults. All (possible) fault combinations are discussed. Requirements are put forward under whic combination can be detected. Finally, ...

#### 18 The feudal priority algorithm on hidden-surface removal



Han-Ming Chen, Wen-Teng Wang

August 1996 **Proceedings of the 23rd annual conference on Computer graphics and interac**

**Publisher:** ACM Press

Full text available: [pdf\(180.31 KB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**Keywords:** the binary space partitioning tree algorithm

#### 19 Resolving uncertainties during trace analysis



Alexander Egyed

October 2004 **ACM SIGSOFT Software Engineering Notes , Proceedings of the 12th ACM SIG international symposium on Foundations of software engineering SIGSOFT '04**  
29 Issue 6

**Publisher:** ACM Press

Full text available: [pdf\(481.02 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Software models provide independent perspectives onto software systems. Ideally, all models s model element to describe the same part of a system. Practically, models elements are not sha syntactic and semantic differences among modeling notations. Trace dependencies explicitly ma commonalities among the distinct model elements.

Generating and maintaining trace dependencies is difficult, costly, and highly error-prone. Autoi analysis ...

#### 20

A framework for the integration of partial evaluation and abstract interpretation of logic prog



Michael Leuschel

May 2004 **ACM Transactions on Programming Languages and Systems (TOPLAS)**, Volume

**Publisher:** ACM Press

Full text available: [pdf\(319.71 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Recently the relationship between abstract interpretation and program specialization has received much attention, and the need has been identified to extend program specialization techniques so as to make use of abstract domains and operators. This article clarifies this relationship in the context of logic programming, expressing program specialization in terms of abstract interpretation. Based on this, a novel specialization framework, along with generic correctness results ...

**Keywords:** Partial deduction, abstract interpretation, flow analysis, logic programming, partial transformation

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM,  
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)